VeriSIM

EdTech
IIT Bombay
Research
PP
Dr. Prajish Prasad

Helps students better understand software design diagrams

Description

VeriSIM stands for Verifying designs by SIMulating scenarios

Additional links

HomeProjects
GitHubLinkedInTwitter

Copyright © 2026 - Bhupender Singh Maan

Built using Next.js and Chakra